



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : G06F 9/455, 17/00		A1	(11) International Publication Number: WO 00/57273 (43) International Publication Date: 28 September 2000 (28.09.00)
<p>(21) International Application Number: PCT/KR00/00229</p> <p>(22) International Filing Date: 17 March 2000 (17.03.00)</p> <p>(30) Priority Data: 1999/9307 19 March 1999 (19.03.99) KR</p> <p>(71) Applicant: KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY [KR/KR]; #373-1, Yusong-dong, Yusong-gu, Taejon 305-701 (KR).</p> <p>(72) Inventors: KYUNG, Chong, Min; #135-901 Hanbit Apt., Yusong-dong, Yusong-gu, Taejon 305-338 (KR). PARK, In, Cheol; #403-1403 Expo Apt., Junmin-don, Yusong-gu, Taejon 305-762 (KR). LEE, Seung, Jong; #1807-1001 Munchon, Juyup 2-dong, Ilsan-gu, Koyang city, Kyunggi 411-372 (KR).</p> <p>(74) Agent: LEE, Jong, Il; #904 BYC Building, 648-1, Yeoksam-dong, Kangnam-ku, Seoul 135-080 (KR).</p>		<p>(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</p> <p>Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p>	
<p>(54) Title: VLSI EMULATOR COMPRISING PROCESSORS AND RECONFIGURABLE CIRCUITS</p> <p>(57) Abstract</p> <p>Disclosed is an apparatus for verifying a VLSI design at an early stage as well as a later stage, and particularly a VLSI emulator based on processors and reconfigurable chips. The model of the VLSI chip is divided into a functional part and an external interface part. The functional part is executed by a processing module having at least one processor, and the external interface part is executed by an external interface signal processor to generate real pin signals. The external interface part is implemented using reconfigurable circuits by programming the circuits. The communicating between the functional part and the external interface part is accomplished by transmitting and/or receiving control packets composed of control commands and/or data. The internal functional part and the external interface part are verified on a target system at an early stage of the VLSI design, which may reduce time for designing the VLSI and verifying and designing whole system.</p>			
<pre> graph TD 10[monitoring/controlling computer] --- 1[monitoring/controlling port] 1 --- 3[processing engine] 3 --- 4[external interface signal generator] 4 --- 6[target system] 4 --- 8[emulator] 6 --- 7 7 --- 9 8 --- 11 </pre>			

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Kazakhstan	PT	Portugal		
CU	Cuba	LC	Saint Lucia	RO	Romania		
CZ	Czech Republic	LI	Liechtenstein	RU	Russian Federation		
DE	Germany	LK	Sri Lanka	SD	Sudan		
DK	Denmark	LR	Liberia	SE	Sweden		
EE	Estonia			SG	Singapore		

VLSI EMULATOR**COMPRISING PROCESSORS AND RECONFIGURABLE CIRCUITS****TECHNICAL FIELD**

5

The present invention relates to an apparatus for verifying a VLSI design through emulation, and more particularly to a VLSI emulator using processors and reconfigurable chips for verifying the functional correctness of the design of a VLSI together with a system to which the
10 VLSI will be attached before manufacturing the design into a chip.

BACKGROUND ART

In general, it is desirable to eliminate all the design errors in a VLSI
15 design procedure before the fabrication of the VLSI chip as the VLSI chip fabrication requires significant time and cost. However, the probability of error in the design of VLSI becomes high according to the complexity of the VLSI and the system to which the VLSI will be attached. Therefore,
it is essential to verify the functional correctness of the VLSI within the
20 context of the target system in advance using an emulator.

On the other hand, a conventional emulator is configured to connect Field Programmable Gate Arrays (FPGA) with a reconfigurable network, to emulate a gate-level logic circuit. Such an emulator can verify

a design only at a later stage of the design procedure. The fact that the conventional emulator cannot perform verification at the early stage of the design procedure. Becomes critical especially when the design turnaround time needs to be reduced.

5 US Patent 4,901,259 issued to Watkins shows an ASIC emulator in which a host computer executes a software model of the whole VLSI, Watkins' ASIC emulator system calculates pin signal values contained in the modeling, and then converts the pin signal values into electrical signals in order to send the values to a socket. Communication between
10 the host computer and the ASIC emulator consists of a lot of pin signal values required for all pins. However, when fast emulation is required such a system becomes problematic due to the following reasons which causes difficulties in various VLSI designs; 1) the host computer uses software which is slow to execute the whole process related to generation
15 of the pin signal used for external interface part; 2) communication speed through an I/O port of a full-fledged host computer is generally very slow as compared with a processor; and 3) the host computer is connected to the ASIC emulator through a cable whose transmission capability may be slow enough to affect the system. In addition, because of employing the
20 host computer, the system should have modules and functions unrelated to emulation, which makes the system unnecessarily bigger.

In this regard the present invention proposes a scheme for enhancing the emulation speed in order to effectively verify the functional

correctness of the design of a VLSI at the early stage of the design procedure. The emulation module of a VLSI being designed is divided into a functional part and an external interface part, where the functional part is executed by a processing module having at least one processor while 5 the external interface part is executed by an external interface signal processor using field-reconfigurable circuits such as FPGA's(Field Programmable Gate Advance) to generate the required pin signals.

DISCLOSURE OF INVENTION

10

The present invention intends to remove or at least alleviate the above problems with Watkins' ASIC emulator by proposing a VLSI emulator being comprised of processor(s) and reconfigurable circuits(s) which can be used to freely verify a VLSI design at its early stage as well 15 as at the later stage.

Another object of the present invention is to enhance the emulation speed and generate pin signals more timely and appropriately by adopting a processor-based processing module for the functional part of a VLSI while adopting reconfigurable circuits(s) for the external interface part.

20 An interface control packet is employed for communication between the processing module and the reconfigurable circuits(s).

In order to achieve the above-mentioned objectives, the present invention provides an apparatus for verifying the functional part and the

external interface part of a VLSI, separately, using a VLSI emulator comprising: a processing module including at least one processor for verifying the functional part of the VLSI; and an external interface signal processor for verifying the external interface part of the VLSI. The 5 external interface signal processor is implemented using reconfigurable circuits to generate the required pin signals. Communication between the processing module and the external interface signal processor consists of commands and data.

In the apparatus, the processing module as comprises at least one 10 processor; and at least one memory such as ROM and/or RAM; and a bus for connecting the processor and the memory.

In the apparatus, the external interface signal processor may comprise a pin signal processing unit having at least one reconfigurable element for performing an external interface model of the VLSI design; a 15 buffer and controller for buffering and synchronizing to fill up the speed gap between the processing module and the pin signal processing unit; a channel for communication of an interface control packet between the processing module and the external interface signal processor; and a socket for connecting the external interface signal processor to a target 20 system to which the VLSI for verification is attached.

The apparatus may further comprise a monitoring/controlling port connected to a monitoring/controlling computer for monitoring and controlling the emulation states externally, downloading a software model

and a monitoring code to the processing module, and reconfiguring the reconfigurable element(s) in the external interface signal processor

BRIEF DESCRIPTION OF DRAWINGS

5

The objectives and the associated advantages of the present invention can be made more clear from the following description of an implementation example with reference to the associated drawings, in which;

10 FIG. 1 shows an example for the explanation of the VLSI emulator according to the present invention;

FIG. 2 shows an example of a processor-based processing module; and

FIG. 3 shows an example of an external interface signal processor.

15

BEST MODE FOR CARRYING OUT THE INVENTION

Hereinafter, a VLSI circuit emulation apparatus and method according to the implementation of the present invention is explained

20 with reference to the accompanying drawings.

FIG. 1 is for illustrating an emulation system (or emulator) and its peripherals according to the present invention.

The model of a VLSI to be verified is divided into a software model which represents the functional part of a VLSI and an external interface model which represents the actions of the VLSI related with the external interface.

- 5 As shown in Fig. 1, an emulator denoted as 2 includes a processing module 3 having at least one processor for executing the software model of the functional part, and an external interface signal processor 4 having reconfigurable circuit (e.g. FPGA) to interface with the external hardware according to the external interface model. The processing module 3
10 transmits a corresponding interface control packet to the external interface signal processor 4 through a channel 5 when there is a need to interface with the external hardware. The external interface signal processor 4 interprets the interface control packet received to generate and transmit a sequence of electrical signals to a target system 9. The
15 external interface signal processor 4 also reads in electrical signals from the target system 9 to interpret and transmit them to the processing module 3.

The target system 9 has a socket 6 to which electrical pin signals as generated from the external interface signal processor 4 are connected.

- 20 The socket 6 enables the target system 9 to be electrically connected to the target system 9 consisting of other VLSI chip(s) denoted as 7 and other socket(s) 8 connected to another emulators 11 which can be the VLSI emulator described herewith or any other type of emulator.

On the other hand, the emulator 2 can be connected to a host computer 10 through a monitoring/controlling port 1 in order to externally monitor and control the internal state(s) of emulation. In addition, the monitoring/controlling port 1 is used to download the 5 software model of the VLSI chip to be verified from host computer 10 to the processing module 3 and to reconfigure the reconfigurable circuit(s) in the external interface signal processor 4 before the emulation begins.

FIG. 2 is for illustrating an example for the implementation of the processing module 3.

- 10 Referring to the figure, the software model for the functional part of a VLSI to be verified is compiled into a form to be executed in a processor 12 in the processing module 3, and then stored in a memory 13 together with a monitoring code. The processor 12 executes the software model in the memory 13. At this time, the software model is divided into 15 a plurality of blocks in order to be possibly executed by a plurality of processors and memories. In addition, a communication channel is provided for communication among a plurality of processors. The memory 13 is composed of ROM and/or RAM, and may have a code, already processed, or receive the code through the monitoring/controlling port 1.
- 20 When the software model for the functional part of a VLSI to be verified reads or writes a value from/to the target system 9, the processor 12 transmits an interface control packet of the software model to the external interface signal processor 4 through the channel 5. In case of writing

data to the target system 9, the interface control packet is composed of a write command, an address and data to be written. On the other hand, in case of reading data from the target system 9, the interface control packet is composed of a read command and an address. Then, after 5 confirming that the external interface signal processor 4 reads data in the target system 9, the interface control packet is sent to bring the data. The emulation state is controlled and monitored by commands, transmitted from the host computer 10 through the monitoring/controlling port 1.

FIG. 3 illustrates an example of the implementation of the 10 external interface signal processor 4, where the interface control packet from the processing module 3 through the channel 5 is stored in a buffer 15 through a controller 14. Commands and data of the packet are generated according to the sequence of signals by a pin signal processing 15 unit 16 implemented as a field-reconfigurable circuit as configured in accordance with an external interface model, before they are transmitted 15 to the socket 6. The reconfigurable circuit in the pin signal processing unit 16, which can be implemented as FPGA's(Field Programmable Gate Array), is either reconfigured by a reconfiguring code stored in the memory 13, which can be ROM or a reconfiguration-dedicated ROM/RAM, 20 or downloaded through the monitoring/controlling port 1 before the emulation starts.

In case of reading, the value read from the socket 6 via the pin signal processing unit 16, is stored in the buffer 15, which is then

informed to the processing module 3. After that, the processing module 3 takes the stored value. The buffer 15 plays the role of buffering between the processing module 3 and the pin signal processing unit 16. In case of writing, the pin signal processing unit 16 compiles data in the buffer 5 15 into a sequence of electrical signals, and transmits them to the socket 6.

INDUSTRIAL APPLICABILITY

10 The present invention as constructed above enables one to perform the emulation at the early stage of the VLSI design only with the functional description of the VLSI, i.e., before the gate-level or hardware description of the VLSI is available. Therefore, the present invention effectively reduces the time for the development of a VLSI as well as its
15 target system.

CLAIMS

1. An apparatus for emulating a VLSI design comprising:
 - a processing module having one or more processors to execute a software model of the functional part of the VLSI; and
 - a reconfigurable module configured as a hardware model of the external interface part of the VLSI design in a plurality of field programmable gates; and
 - a channel wherein interface control packets composed of commands and data are transferred between said processing module and said reconfigurable module.
- 10 2. The apparatus of claim 1, wherein said processing module comprises:
 - 15 at least one predefined processor; and
 - at least one memory including ROM and/or RAM; and
 - a bus for connecting the processor and the memory.
- 20 3. The apparatus of claim 1, wherein said reconfigurable module comprises:
 - a pin signal processing unit configured in a plurality of field programmable gates to generate a sequence of pin signals by processing output data and in accordance therewith receive input data by processing

a sequence of pin signals; and

a set of buffers to store the output data coming from said processing module and the input data coming from said pin signal processing unit; and

5 a control unit for managing said set of buffers and synchronizing speed difference between said processing module and said pin signal processing unit.

4. The apparatus of claim 1, further comprising a socket for
10 connecting said reconfigurable module to a target system to which the VLSI is attached.

5. The apparatus of claim 1, further comprising a monitoring/controlling port to be connected to a monitoring/controlling
15 computer for monitoring and controlling the state of emulation externally, downloading a software model and a monitoring code to said processing module.

1 / 3




FIG. 1

2 / 3




FIG. 2

3 / 3




FIG. 3

INTERNATIONAL SEARCH REPORT

International application No.
PCT/KR 00/00229

CLASSIFICATION OF SUBJECT MATTER		
IPC ⁷ : G 06 F 9/455; 17/00		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
IPC ⁷ : G 06 F		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
EPODOC		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5477475 A (SAMPLE et al.) 19 December 1995 (19.12.95) claim1; fig.1.	1-3
A	US 5355528 A (ROSKA et al.) 11 October 1994 (11.10.94) abstract; fig.1,2,3.	1-3
A	US 5329470 A (SAMPLE et al.) 12 July 1994 (12.07.94) claims 1-3; fig.1-5.	1-3
A	US 5546562 A (PATEL) 13 August 1996 (13.08.96) abstract; fig.1.	1-3
A	US 5638531 A (CRUMP et al.) 10 June 1997 (10.06.97) claim 1,4; fig.1-3.	1-5
A	US 5644515 A (SAMPLE et al.) 1 July 1997 (01.07.97) abstract; fig.1A.	1-3
A	US 5963735 A (SAMPLE et al.) 5 October 1999 (05.10.99) claims 1-4; fig.1A.	1-3
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex.		
* Special categories of cited documents: ..A" document defining the general state of the art which is not considered to be of particular relevance ..E" earlier application or patent but published on or after the international filing date ..L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) ..O" document referring to an oral disclosure, use, exhibition or other means ..P" document published prior to the international filing date but later than the priority date claimed		
..T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention ..X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone ..Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art ..&" document member of the same patent family		
Date of the actual completion of the international search 17 July 2000 (17.07.2000)		Date of mailing of the international search report 31 July 2000 (31.07.2000)
Name and mailing address of the ISA/AT Austrian Patent Office Kohlmarkt 8-10; A-1014 Vienna Facsimile No. 1/53424/535		Authorized officer Mihatsek Telephone No. 1/53424/329

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.
PCT/KR 00/00229

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
US A 5329470	12-07-1994	US A 5477475			19-12-1995
		US A 5644515			01-07-1997
		US A 5963735			05-10-1999
		EP A2 372833			13-06-1990
		EP A3 372833			11-12-1991
		JP A2 2245831			01-10-1990
		US A 5109353			28-04-1992
US A 5355528	11-10-1994	AU A1 51363/93			09-05-1994
		EP A1 664908			02-08-1995
		EP A4 664908			15-11-1995
		JP T2 8505248			04-06-1996
		WO A1 9409441			28-04-1994
US A 5477475	19-12-1995	EP A2 372833			13-06-1990
		EP A3 372833			11-12-1991
		JP A2 2245831			01-10-1990
		US A 5109353			28-04-1992
		US A 5329470			12-07-1994
		US A 5644515			01-07-1997
		US A 5963735			05-10-1999
US A 5546562	13-08-1996	AU A1 50915/96			18-09-1996
		WO A1 9627162			06-09-1996
US A 5638531	10-06-1997	none			
US A 5644515	01-07-1997	EP A2 372833			13-06-1990
		EP A3 372833			11-12-1991
		JP A2 2245831			01-10-1990
		US A 5109353			28-04-1992
		US A 5329470			12-07-1994
		US A 5477475			19-12-1995
		US A 5963735			05-10-1999
US A 5963735	05-10-1999	EP A2 372833			13-06-1990
		EP A3 372833			11-12-1991
		JP A2 2245831			01-10-1990
		US A 5109353			28-04-1992
		US A 5329470			12-07-1994
		US A 5477475			19-12-1995
		US A 5644515			01-07-1997